Abstract
The Web is rapidly becoming the prime medium for human socialization. The resources that enable that process (social web sites, blogs, media objects, etc.) present growing complexity and, collectively, weave an ever more intricate web of relationships. Current technology for declaring those relationships is predominantly implicit, ambiguous and semantically poor. As a consequence, their automatic assessment is complex and error prone, preventing the satisfaction of users' needs such as effective semantic searches. To address these limitations, whilst enabling the explicit declaration of semantically unambiguous relationships between digital resources, a solution employing structured semantic descriptors and ontologies was conceived, based on MPEG-21. This paper explains the functioning of the devised mechanism, and goes beyond that, into the definition of two novel employment venues for it, at the service of two real-world usage scenarios. These demonstrate the mechanism's added value as a powerful alternative for the semantically aware interconnection of web resources, and highlight the increased QoE that said mechanism enables.

Abstract

Abstract
The emergence of pervasive computing, the rapid advancements in broadband and mobile networks and the incredible appeals of smart devices are driving unprecedented universal access and delivery of online-based media resources. As more and more media services continue to flood the Web, mobile users will continue to waste invaluable time, seeking content of their interest. To deliver relevant media items offering richer experiences to mobile users, media services must be equipped with contextual knowledge of the consumption environment as well as contextual preferences of the users. This article investigates context-aware recommendation techniques for implicit delivery of contextually relevant online media items. The proposed recommendation services work with a contextual user profile and a context recognition framework, using case base reasoning as a methodology to determine user's current contextual preferences, relying on a context recognition service, which identifies user's dynamic contextual situation from device's built-in sensors. To evaluate the proposed solution, we developed a case-study context-aware application that provides personalized recommendations adapted to user's current context, namely the activity he/she performs and consumption environment constraints. Experimental evaluations, via the case study application, real-world user data, and online-based movie metadata, demonstrate that context-aware recommendation techniques can provide better efficacy than the traditional approaches. Additionally, evaluations of the underlying context recognition process show that its power consumption is within an acceptable range. The recommendations provided by the case study application were assessed as effective via a user study, which demonstrates that users are pleased with the contextual media recommendations.

Abstract
This article presents a reconfigurable hardware/software architecture for binary acceleration of embedded applications. A Reconfigurable Processing Unit (RPU) is used as a coprocessor of the General Purpose Processor (GPP) to accelerate the execution of repetitive instruction sequences called Megablocks. A toolchain detects Megablocks from instruction traces and generates customized RPU implementations. The implementation of Megablocks with memory accesses uses a memory-sharing mechanism to support concurrent accesses to the entire address space of the GPP's data memory. The scheduling of load/store operations and memory access handling have been optimized to minimize the latency introduced by memory accesses. The system is able to dynamically switch the execution between the GPP and the RPU when executing the original binaries of the input application. Our proof-of-concept prototype achieved geometric mean speedups of 1.60x and 1.18x for, respectively, a set of 37 benchmarks and a subset considering the 9 most complex benchmarks. With respect to a previous version of our approach, we achieved geometric mean speedup improvements from 1.22 to 1.53 for the 10 benchmarks previously used.

Abstract
Solving complex optimization problems with genetic algorithms (GAs) with custom computing architectures is a way to improve the execution time of this metaheuristic, which is known to consume considerable amounts of time to converge to final solutions. In this work, we present a scalable computing array architecture to accelerate the execution of cellular GAs (cGAs), a variant of genetic algorithms which can conveniently exploit the coarse- grain parallelism afforded by custom parallel processing. The proposed architecture targets Xilinx FPGAs and is used as an auxiliary processor of an embedded CPU (MicroBlaze). To handle different optimization problems, a high- level synthesis (HLS) design flow is proposed where the problem- dependent operations are specified in C++ and synthesised to custom hardware, thus requiring a minimum knowledge of digital design for FPGAs. The minimum energy broadcast (MEB) problem in wireless ad hoc networks is used as a case study. An existing software implementation of a GA to solve this problem is ported to the proposed computing array to demonstrate its effectiveness and the HLS- based design flow. Implementation results in a Virtex- 6 FPGA show significant speedups, while finding solutions with improved quality.

Abstract
The proliferation of new wireless communication technologies and services led to a boost in the number of different available communication standards and spectrum usage. As the electromagnetic spectrum is a finite resource, concerns about its efficient management became an important aspect. Given this scenario, Cognitive Radio emerged as a solution for future wireless communication devices, by supporting multiple standards and improving spectrum utilization through opportunistic wireless access. The purpose of this research is to study and design a reconfigurable FPGA-based NC-OFDM baseband processor meeting the requirements of next generation Cognitive Radio devices in terms of multi-carrier, multi-standard communications and spectral agility in changing environments. The processor will be the core of a flexible NC-OFDM transceiver for future 5G communications with support for spectrum aggregation and run-time selection of modulation schemes and active sub-carriers. The goal is to achieve higher levels of system adaptability, upgradeability and efficiency, by employing dynamic partial reconfiguration of FPGAs.