Cookies Policy
The website need some cookies and similar means to function. If you permit us, we will use those means to collect data on your visits for aggregated statistics to improve our service. Find out More
Accept Reject
  • Menu
Publications

Publications by João Paiva Cardoso

2015

SPECIAL SECTION ON THE 2014 INTERNATIONAL SYMPOSIUM ON APPLIED RECONFIGURABLE COMPUTING

Authors
Goehringer, D; Santambrogio, MD; Cardoso, JMP; Bertels, K;

Publication
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS

Abstract

2013

Compilation and synthesis for embedded reconfigurable systems: An aspect-oriented approach

Authors
Cardoso, JMP; Diniz, PC; De Figueiredo Coutinho, JG; Petrov, ZM;

Publication
Compilation and Synthesis for Embedded Reconfigurable Systems: An Aspect-Oriented Approach

Abstract
This book provides techniques to tackle the design challenges raised by the increasing diversity and complexity of emerging, heterogeneous architectures for embedded systems. It describes an approach based on techniques from software engineering called aspect-oriented programming, which allow designers to control today's sophisticated design tool chains, while maintaining a single application source code. Readers are introduced to the basic concepts of an aspect-oriented, domain specific language that enables control of a wide range of compilation and synthesis tools in the partitioning and mapping of an application to a heterogeneous (and possibly multi-core) target architecture. Several examples are presented that illustrate the benefits of the approach developed for applications from avionics and digital signal processing. Using the aspect-oriented programming techniques presented in this book, developers can reuse extensive sections of their designs, while preserving the original application source-code, thus promoting developer productivity as well as architecture and performance portability. Describes an aspect-oriented approach for the compilation and synthesis of applications targeting heterogeneous embedded computing architectures. Includes examples using an integrated tool chain for compilation and synthesis. Provides validation and evaluation for targeted reconfigurable heterogeneous architectures. Enables design portability, given changing target devices. Allows developers to maintain a single application source code when targeting multiple architectures. © Springer Science+Business Media New York 2013. All rights are reserved.

2016

Architecture of computing systems – ARCS 2016: 29th international conference Nuremberg, Germany, April 4-7, 2016 Proceedings

Authors
Hannig, F; Cardoso, JMP; Pionteck, T; Fey, D; Preikschat, WS; Teich, J;

Publication
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Abstract

2015

Proceedings of the 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and the 4th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM 2015, Amsterdam, Netherlands, January 21, 2015

Authors
Agosta, G; Silvano, C; Cardoso, JMP; Hübner, M;

Publication
PARMA-DITAM@HiPEAC

Abstract

2015

18th IEEE International Conference on Computational Science and Engineering, CSE 2015, Porto, Portugal, October 21-23, 2015

Authors
Plessl, C; Baz, DE; Cong, G; Cardoso, JMP; Veiga, L; Rauber, T;

Publication
CSE

Abstract

2013

Introduction

Authors
Diniz, PC; Cardoso, JMP; De F. Coutinho, JG; Petrov, Z;

Publication
Compilation and Synthesis for Embedded Reconfigurable Systems: An Aspect-Oriented Approach

Abstract
This book presents research and development achievements regarding a design-flow approach where specifications for design decisions, monitorization, compilation, synthesis, mapping, and design patterns are first class entities that complement the application source code. The contents of this book reflects 3 years of structural improvements regarding a high-level design-flow and a domain-specific language - LAnguage for Reconfigurable Architectures (LARA) - designed to facilitate the mapping of applications to multi-core and heterogeneous embedded computing systems. © Springer Science+Business Media New York 2013. All rights are reserved.

  • 13
  • 42