Cookies Policy
The website need some cookies and similar means to function. If you permit us, we will use those means to collect data on your visits for aggregated statistics to improve our service. Find out More
Accept Reject
  • Menu
Supervised
thesis

Supervised thesis by Nuno Miguel Paulino

Assessing the Economic Viability of Price Arbitrage through Storage Devices: A Case Study Using MIBEL Market Prices in 2021

Author Francisco Sousa Lobo

Degree MSc

Year 2023

Institution UP-FEUP

An MLIR-Compatible DSL and IR for Structural Representation

Author Manuel de Magalhães Carvalho Cerqueira da Silva

Degree MSc

Year 2023

Institution UP-FEUP

Design and Development of a clinical annotation and visualization tool

Author Inês Castro Teiga

Degree MSc

Year 2023

Institution UP-FEUP

Specializing Risc-V Cores for Performance and Power

Author Henrique Veloso de Sousa

Degree MSc

Year 2022

Institution UP-FEUP

An Exploration of FPGAs as Accelerators for Graph Analysis via High-Level Synthesis

Author Pedro Filipe Vilhena de Campos Oliveira e Silva

Degree MSc

Year 2021

Institution UP-FEUP

Indoor Bluetooth Low Energy Direction Finding via Circular Antenna Array

Author Catarina Alexandra Rodrigues Marques

Degree MSc

Year 2021

Institution IPP-ISEP

Generating Hardware Modules via Binary Translation of RISC-V Binaries

Author João Miguel Curado Conceição

Degree MSc

Year 2021

Institution UP-FEUP

Specializing RISC-V Cores for Performance and Power

Author Henrique Veloso de Sousa

Degree MSc

Year 2021

Institution UP-FEUP

Willingness to pay for green premiums through a sustainable marketplace

Author Francisco Armando Teixeira Ferreira

Degree MSc

Year 2021

Institution UP-FEUP

Vehicle Tracking in Warehouses via Bluetooth Beacon Angle-of-Arrival

Author Telmo Francisco da Costa Soares

Degree MSc

Year 2020

Institution UP-FEUP

Runtime Management of Heterogeneous Compute Resources in Embedded Systems

Author Luís Miguel Mendes Pimentel Alves de Sousa

Degree MSc

Year 2020

Institution UP-FEUP

Dynamically Reconfigurable Multi-Classifier Architecture on FPGA

Author Joana Lima Macedo

Degree MSc

Year 2020

Institution UP-FEUP

  • 1
  • 2