Cookies
O website necessita de alguns cookies e outros recursos semelhantes para funcionar. Caso o permita, o INESC TEC irá utilizar cookies para recolher dados sobre as suas visitas, contribuindo, assim, para estatísticas agregadas que permitem melhorar o nosso serviço. Ver mais
Aceitar Rejeitar
  • Menu
Publicações

Publicações por João Canas Ferreira

2012

Run-time generation of partial FPGA configurations for subword operations

Autores
Silva, ML; Ferreira, JC;

Publicação
MICROPROCESSORS AND MICROSYSTEMS

Abstract
Instructions for concurrent processing of smaller data units than whole CPU words are useful in areas like multimedia processing and cryptography. Since the processors used in FPGA-based embedded systems lack support for such applications, this paper proposes mapping sequences of subword operations to a set of hardware components and generating the corresponding FPGA partial configurations at run-time. The technique is aimed at adaptive embedded systems that employ run-time reconfiguration to achieve high flexibility and performance. New partial configurations for circuits implementing sets of subword operations are created by merging together the relocated partial configurations of the hardware components (from a predefined library), and the configurations of the switch matrices used for the connections between the components. The paper presents and discusses results obtained for a 300 MHz PowerPC CPU in a Virtex-II Pro platform FPGA. For the set of benchmarks analyzed, the complete configuration creation process takes between 1 s and 24 s. The run-time generated hardware versions achieve speed-ups between 11 and 73 over the software versions.

1993

Control and Observation of Analog Nodes in Mixed-Signal Boards

Autores
Matos, JS; Leão, AC; Ferreira, JC;

Publicação
Proceedings IEEE International Test Conference 1993, Designing, Testing, and Diagnostics - Join Them, Baltimore, Maryland, USA, October 17-21, 1993

Abstract

1994

Architecture of test support ICs for mixed-signal testing

Autores
Matos, JS; Ferreira, JC; Leão, AC; Silva, JM;

Publicação
12th IEEE VLSI Test Symposium (VTS'94), April 25-28, 1994, Cherry Hill, New Jersey, USA

Abstract

1994

An Approach to Testability Improvement of Mixed-Signal Boards

Autores
Matos, JS; Ferreira, JC; Leão, AC; da Silva, JM;

Publicação
1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30 - June 2, 1994

Abstract

2005

Using a tightly-coupled pipeline in dynamically reconfigurable platform FPGAs

Autores
Silva, ML; Ferreira, JC;

Publicação
DSD 2005: 8th Euromicro Conference on Digital System Design, Proceedings

Abstract
The paper describes the organization and use of a pipeline that is tightly-coupled to the CPU inside a platform FPGA with support for dynamic partial reconfiguration. It describes the overall hardware system organization and the pipeline structure, and presents the associated development environment and run-time support system, including the support for dynamically changing pipeline implementations and altering the operations of a pipeline stage.

2009

Non-Rectangular Reconfigurable Cores for System-on-Chip

Autores
Alves, P; Ferreira, JC;

Publicação
VLSI CIRCUITS AND SYSTEMS IV

Abstract
Non-rectangular cores of standard-cell-based reconfigurable logic can be used to fill space left on System-on-Chips, thereby providing the system with hardware reconfigurability. The proposed architecture for a non-rectangular reconfigurable core is based on a fixed set of blocks that implement logic functions, interconnections and configurable switching. The basic blocks connect by abutment to form clusters and clusters abut to form a complete reconfigurable core. A software tool was created to generate a gate-level netlist and the floorplan data of the reconfigurable logic core together with a basic testbench. Cores with non-rectangular shapes were created using 90 nm and 45 nm standard-cell technologies and validated by simulation. The results demonstrate the feasibility of a flexible, technology-independent architecture for non-rectangular reconfigurable logic cores that can be physically implemented using a standard digital design flow.

  • 14
  • 16