Cookies
O website necessita de alguns cookies e outros recursos semelhantes para funcionar. Caso o permita, o INESC TEC irá utilizar cookies para recolher dados sobre as suas visitas, contribuindo, assim, para estatísticas agregadas que permitem melhorar o nosso serviço. Ver mais
Aceitar Rejeitar
  • Menu
Publicações

Publicações por CRACS

1999

DAOS - Scalable And-Or parallelism

Autores
Castro, LF; Costa, VS; Geyer, CFR; Silva, F; Vargas, PK; Correia, ME;

Publicação
EURO-PAR'99: PARALLEL PROCESSING

Abstract
This paper presents DAOS, a model for exploitation of Andand Or-parallelism in logic programs. DAOS assumes a physically distributed memory environment and a logically shared address space. Exploiting both major forms of implicit parallelism should serve a broadest range of applications. Besides, a model that uses a distributed memory environment provides scalability and can be implemented over a computer network. However, distributed implementations of logic programs have to deal with communication overhead and inherent complexity of distributed memory managent. DAOS overcomes those problems through the use of a distributed shared memory layer to provide single-writer, multiple-readers sharing for the main execution stacks combined with explicit message passing for work distribution and management.

1999

Combining Graphic and Alphanumeric Information in Java Applications

Autores
Correia, RJC; Leal, JP;

Publicação
ICEIS

Abstract

1999

ALEPH: An Environment for Managing Web Database Applications

Autores
Leal, JP;

Publicação
ICEIS

Abstract

1999

Optimising bytecode emulation for Prolog

Autores
Costa, VS;

Publicação
PRINCIPLES AND PRACTICE OF DECLARATIVE PROGRAMMING, PROCEEDINGS

Abstract
Byte-code representation has been used to implement several programming languages such as Lisp, ML, Prolog, or Java. In this work, we discuss the impact of several emulator optimisations for the Prolog system YAP YAP obtains performance comparable or exceeding well-known Prolog systems by applying several different styles of optimisations, such as improving the emulation mechanism, exploiting the characteristics of the underlying hardware, and improving the abstract machine itself. We give throughout a detailed performance analysis, demonstrating that low-level optimisations can have a very significant impact on the whole system and across a range of architectures.

1999

COWL: Copy-on-write for logic programs

Autores
Costa, VS;

Publicação
IPPS/SPDP 1999: 13TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & 10TH SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS

Abstract
In order for parallel logic programming systems to become popular; they should serve the broadest range of applications. To achieve this goal, designers of parallel logic programming systems would like to exploit maximum parallelism for existing and novel applications. ideally by supporting both and-parallelism and or-parallelism. Unfortunately; the combination of both forms of parallelism is a hard problem, and available proposals cannot match the efficiency of; say, or-parallel only systems. We propose a novel approach to And/Or Parallelism in logic programs. Our initial observation is that stack copying, the most popular technique in or-parallel systems, does not work well with And/Or systems because network management is much more complex. Copying is also a significant problem in operating system where the copy-on-write (COW) has been dcl eloped to address the problem We demonstrate that this technique can also be applied to And/Or systems, and present both shared memory and distributed shared memory designs.

1999

The influence of architectural parameters on the performance of parallel logic programming systems

Autores
Silva, MG; Dutra, IC; Bianchini, R; Costa, VS;

Publicação
PRACTICAL ASPECTS OF DECLARATIVE LANGUAGES

Abstract
In this work we investigate how different machine settings for a hardware Distributed Shared Memory (DSM) architecture affect the performance of parallel logic programming (PLP) systems. We use execution-driven simulation of a DASH-like multiprocessor to study the impact of the cache block size, the cache size, the network bandwidth, the write buffer size, and the coherence protocol on the performance of Andorra-I, a PLP system capable of exploiting implicit parallelism in Prolog programs. Among several other observations, we find that PLP systems favour small cache blocks regardless of the coherence protocol, while they favour large cache sizes only in the case of invalidate-based coherence. We conclude that the cache block size, the cache size, the network bandwidth, and the coherence protocol have a significant impact on the performance, while the size of the write buffer is somewhat irrelevant.

  • 184
  • 192